BEE 332 Lab 2 Single-stage BJT amplifiers Spring 2017

Nicole Hamilton https://faculty.washington.edu/kd1uj

Objective

Observe the operating characteristics of the three fundamental single-stage BJT amplifier circuits.



The BJT is a 3-terminal device. Thus, all amplifiers built using BJTs must use one terminal as input, another as output and the remaining one as common.

- 1. The base can never be the output.
- 2. The collector can never be the input.



Procedures

- 1. Bias a transistor in forward active mode.
- 2. Simulate and build and then measure gain, clipping and cutoff points for several basic single-transistor amplifiers.

Biasing the Q-point



- 1. Pick R1, R2, RE and RC to give VB \simeq 1.5 V and ~150 μA through the divider.
- 2. Measure VB, VE and VC with RC in place and with it replaced by an open or a short.



The amplifiers you'll build



Common emitter



Common emitter with bypass



Common collector



For each circuit

- 1. Simulate and build the circuit.
- 2. Capture screenshots from both your simulation and from actual measurements:
 - Av with Vin = 1 Vpp sine wave at 1 KHz
 (Vin = 50 mVpp for common emitter with bypass only)
 - b. Onset of clipping on top or bottom.
 - c. Clipping on both top and bottom.
 - d. 3 dB cutoff frequency.
 - 3. Compare simulated versus measured results.
 - 4. Answer some questions.
 - 5. The schematics you provide should be copied from *your simulation*, not from the assignment or my slides.

Example: Common emitter



Measure Av at 1 KHz with Vin = 1.0 Vpp sine wave.

What's wrong with the screenshot?





Simulation





1 Vpp = 500 mVp



Simulation limits

I	nteractive Simulation Settings	x
	Analysis parameters Output Analysis options	
	Initial conditions: Determine automatically	
	End time (TSTOP): 0.1	s
	Maximum time step (TMAX): 1e-006	s
	Setting a small TMAX value will improve accuracy, however the simulation time will increase.	
	Initial time step (TSTEP): Determine automatically	s
	Reset to <u>d</u> efault	
	OK Cancel Help	

Useful to set the simulation End time to something reasonable.

Accessed via Simulate \rightarrow Interactive simulation settings.

The default is 1e+030 = 3.17e+022 years.

But the universe is only 13.8e+09 years old.

The default = 2.30e+012 age of the universe.

This is why the simulation never stops.

Common emitter clipping one peak



Increase Vin until Vout begins clipping on one peak.



Common emitter clipping both peaks

Timebase

Scale: 200 us/Div

Y/T Add B/A A/B

X pos.(Div): 0

Channel A

Scale: 500 mV/Div

Y pos.(Div): 0

AC 0 DC



Increase Vin until Vout begins clipping on both peaks.



Channel B

0

Scale: 5 V/Div

Y pos.(Div): 0

AC 0 DC -

Trigger

🖌 🔁 🗛 🖪 Ext

Single Normal Auto None

V

Edge:

Level: 0

Common emitter cutoff frequency



Increase frequency until Av drops by 3 dB, compare with simulation.





Repeat for the rest of the circuits



Common emitter with bypass



Common collector

